Abstract-In this work, we are applying different LVCMOS based IO standard in the target design and maintain same drive strength for low power design. Spartan-3 is 90-nm FPGA, on which we implement our circuit to re-assure power reduction in memory design. Here, drive strength is 8mA uniform. Power consumption is increasing with LVCMOS12 than the power consumption with LVCMO25 when frequency is higher than 1GHz. Power consumption is decreasing with LVCMOS12 than the power consumption with LVCMO25 when frequency is lower than 1GHz. 1 GHz is a threshold on which there is change in behavior of power dissipation. There is 18.81% power reduction achieved when memory is operating with 1GHz clock frequency. Current is maximum 1.681A on 1 THz and current is minimum i.e. 0.026A on 1 MHz clock frequency.  Index Terms-LVCMOS, dynamic power, IO standard, RAM, drive strength, frequency.
I. INTRODUCTION LVCMOS is Low Voltage Complementary Metal
Oxide semiconductor based IO standards. This IO standard has different variety LVCMOS12, LVCMOS15, LVCMOS18, LVCMOS25 and LVCMOS33. LVCMOS15, LVCMOS25 takes 1.2V and 2.5V output driver voltage respectively. Internal supply voltage of FPGA is 1.2V and auxiliary supply voltage is 2.5V. According to Reference [1] , there is significant progress made by Behavioral synthesis tools in compiling hardware description language (HDL) programs into native generic register (NGR) format or RTL specifications. It is necessary to manually write code in order to use optimal resources in memory system optimization. Different automated memory optimization techniques have been proposed in recent years, such as data reuse and memory partitioning [1] , but the integration problem is a challenge. Reference [1] shown FPGA behavioral synthesis is possible with integrating data reuse, loop pipelining, memory partitioning, and memory merging into an automated optimization flow (AMO). Reference [1] also develops memory padding to enhance memory partitioning of indices with mod operations. Experimental results on Xilinx Virtex-6 FPGAs show that integrated approach [1] can gain an average 5.8x throughput and 4.55x latency improvement compared to the approach without memory partitioning. Moreover, memory merging saves up to 44.32% of block RAM (BRAM). Reference [2] achieves 35.9% dynamic power reduction and 36.11% dynamic current reduction by shifting drive strength from 24mA to 2mA on LVCMOS25 when 2.5 V is output driver supply voltage and 1.0V is input supply voltage. [2] Also achieve 30% dynamic power reduction and 21.7% dynamic current reduction by shifting drive strength from 24mA to 2mA on LVCMOS12 when 1.2V is output driver supply voltage. In [3] , a bus design techniques to achieve impedance matching and power distribution is described. In contrast to conventional schemes, the scheme in [3] is flexible to accept variance in the line impedance of each segment of the bus, and the impedance-matching resistance values are determined accordingly, in these way higher degrees of freedom for optimization is possible. General formulas of the optimal line impedances and matching resistances are derived in [3] . In [3] , the ratios of master driver and branch receivers in term of power and voltage are also validated and verified, showing that these ratios are dependent on the branch number and master-to-branch impedance. Similar relations are also derived in [4] for the backward direction. Reference [4] provides a performance analysis of energy efficient and high performance Look up Table  ( LUT) with circuit technique. Proper sizing of each and every sleep transistors of LUT are done [4] to achieve an optimum power and energy delay relationship so that it can be used for fast growing energy efficient applications. In reference [5] , digitally controlled impedance IO Standard is used in memory interface design. In [5] , 50% dynamic power reduction at 1.5V output driver voltage, 35.2% dynamic power reduction at 1.8V output driver voltage in comparison to 2.5V output driver voltage in DCI based IO standard is achieved. In reference [6] , there is 81.19%, 92.05% dynamic power reduction when using LVCMOS12 in place of HSTL_II_18 and SSTL2_I_DCI respectively. Reference [6] also achieved 65.56%, 72.59% and 73.41% dynamic power reduction in ALU with LVDCI IO standard in place of LVDCI_DV2, HSTL_I, and LVCMOS12 respectively. There is 68.34% and 52.51% dynamic power reduction in ALU in [6] when using LVCMOS12 and LVCMOS15 in place of LVCMOS25. There is 62.45% dynamic power reduction in ALU, when we use HSTL_I in place of SSTL2_I_DCI in [6] .
III. POWER ANALYSIS OF 4-BIT RAM

A. Power is Inversely Proportional to Clock Period
We know that,
and
From Equation 1 and 2, total power decrease with increase in clock period and decrease in frequency. When using default IO standard LVCMOS25, at 1 ns clock period, total power is 101mW. At 10 ns clock period, total power reduce to 83mW. At 100 ns clock period, total power reduce to 0.081mW finally as shown in Table I . At 10GHz clock frequency, total power is 278mW. At 100 GHz, total power is 2067mW. At 1THz clock frequency, total power reduce to 19.616W finally. Power dissipation is listed in Table I , when we use LVCMOS25 IO standards. Power dissipation is listed in Table II , when we use LVCMOS12 IO standards.
B. Power is Directly Proportional to Frequency
C. Flow of Current in Device on Different Frequency
We know that, Current = Power/Voltage; current is directly proportional to Power. Here, current will increase with increase in power. From our Studies in Table I-II,   I α P  (3) and we have,
From (3) and (2), we have
LVCMOS25 is using 2.5V output driver supply voltage, 2.5V auxiliary supply voltage for JTAG and configuration pin and 1.2V internal core supply voltage. Current Flow is listed in Table III when IO standard is LVCMOS25. 
D. Current Flow through VCCO
The default I/O standard in virtex-6 is LVCMOS25. Therefore, output driver supply voltage is 2.5V i.e. Vcco25. If we use LVCMOS12, then it changes to 1.2V i.e. Vcco12. Table V shows the flow of current due to output driver supply voltage (VCCO). VCCAUX supplies power to JTAG and dedicated configuration pins. It is independent of VCCO. The VCCAUX value may or may not equal to the VCCO or VREF value in the same bank. If VCCAUX and VCCO are both 2.5V on the same bank, then both can be powered by the same supply. VCCAUX is required regardless of the I/O standard used. VBATT does not draw any current when VCCAUX is applied; thus, the battery can be removed or exchanged. Table VI shows the flow of current due to auxiliary supply voltage (VCCO). Current flow due to VCCAUX is uniform and independent of clock frequency on which we operate our device as listed is Table VI. 
F. Current Flow due to Core Supply Input Voltage
G. RTL Schematic of RAM
RTL is register-transfer level and is based on native generic register (NGR) file of target design. Fig. 2 shows the RTL schematic of the target design RAM. RTL schematic of this RAM has 1 16x4-bit single-port distributed RAM, 4 Registers, 4 Flip-Flops and 14 IOs. 
H. Technology Schematic of RAM
The technology schematic of target design RAM is shown in Fig. 3 . It has one Inverter, four flip-flops, four RAMs, one global clock buffer, nine input buffers and four output buffers.
All used components are listed in Table VIII . Technology schematic is based on native generic circuit (NGC) file of this design. This is using 3 slices out of available 4656 slices in Spartan-3. This is using 4 flipflops out of available 9312 flip-flops in Spartan-3. This is using 5 LUT4 out of available 9312 LUTs in Spartan-3. This is using 14 bonded IOBs out of available 232 bonded IOBs in Spartan-3. There is one global clock buffer is in use as shown in Fig. 3 
IV. CONCLUSION
In this work, we applied different LVCMOS based IO standard in the target design and maintain same 8mA drive strength. Power consumption is increasing with LVCMOS12 than the power consumption with LVCMO25 when frequency is higher than 1GHz. Power consumption is decreasing with LVCMOS12 than the power consumption with LVCMO25 when frequency is lower than 1GHz. 1 GHz is a threshold on which there is change in behavior of power dissipation. There is 18.81% power reduction achieved when memory is operating with 1GHz clock frequency. There is 18.81% power reduction achieved when memory is operating with 1GHz clock frequency. Current is maximum 1.681A on 1 THz and current is minimum i.e. 0.026A on 1 MHz clock frequency.
V. FUTURE SCOPE
We implemented this design on 90-nm Spartan-3 FPGA. We can implement this design on 40-nm Virtex-6 FPGA and 28-nm Virtex-7 FPGA. From the smallest target design four-bit RAM, we can proceed to larger memory in size of kilo byte (KB), megabyte (MB) and then reduce power consumption in significant amount. 
